le-mystere-professeur-zacus/hardware/projects/plip-telephone/.gitignore at 4ae92abcb3835af8a2cd9c710c10947d209e3ad4 - le-mystere-professeur-zacus - L'Électron Rare — Forge

electron-rare/le-mystere-professeur-zacus

Files

T

Claude Worker claude2 e1a116d0f5

Repo State / repo-state (push) Failing after 48s

Details

Validate Zacus refactor / validate (pull_request) Successful in 11m10s

Details

Repo State / repo-state (pull_request) Failing after 12m5s

Details

feat(hw): PLIP telephone KiCad project

Custom ESP32-WROOM-32E + Si3210 SLIC board replacing the ESP32-A1S
dev kit (final PLIP target, RJ9 handset). Generated via tools/
gen_si3210_lib.py (symbol + QFN-38 footprint), gen_schematic.py
(parses standard KiCad libs, 45 instances, 157 global labels on pin
ends) and gen_pcb.py (58x38mm outline, 41 footprints placed per the
plan, nets assigned, unrouted).

ERC: 0 violations. Schematic follows the spec GPIO map and the plan's
passive network. PCB placed not routed (Freerouting + DRC + gerbers
remain — see README). BOM in JLCPCB format; CP2102N/transformer/RJ9
LCSC parts marked TBD.

WARNINGS (README): the Si3210 -72V DC-DC stage is simplified and must
be checked against the Skyworks datasheet/AN35 before fab; line
protection is minimal; human review required before ordering.

2026-06-10 12:52:43 +02:00

4 lines

24 B

Plaintext

Raw Blame History

	`*.lck`
	`*-bak`
	`_autosave-*`